I did see that verilog syntax hightlighting is supported and I know there is VHDL syntax highlighting for Textmate so I assume that should work with Sublime.
My idea is to use Zen Coding to generate vhdl/verilog source code from customizable templates and snippets that are generated from commands as shown in the demo video below which would add the text for commonly used digital logic functions used in hardware design.
Thanks